SONY

ICX082AL

Diagonal 11mm (Type 2/3) CCD Image Sensor for EIA Black-and-White Video Cameras

Description

The ICX082AL is an interline CCD solid-state image sensor suitable for EIA black-and-white video cameras with a diagonal 11mm (Type 2/3) system.


High sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip features a field period readout system and an electronic shutter with variable charge-storage time.

20 pin DIP (Ceramic)

Features

- High sensitivity (+6dB compared with the ICX022BL)
- Low smear (-20dB compared with the ICX022BL)
- · High resolution, Low dark current
- · Excellent antiblooming characteristics
- Continuous variable-speed shutter



Optical black position (Top View)

Device Structure

• Interline CCD image sensor

• Image size: Diagonal 11mm (Type 2/3)

• Number of effective pixels: 768 (H) \times 494 (V) approx. 380K pixels • Total number of pixels: 811 (H) \times 508 (V) approx. 410K pixels

• Chip size: $10.25 mm (H) \times 8.5 mm (V)$ • Unit cell size: $11.6 \mu m (H) \times 13.5 \mu m (V)$

Optical black: Horizontal (H) direction: Front 3 pixels, rear 40 pixels

Vertical (V) direction: Front 12 pixels, rear 2 pixels

Number of dummy bits: Horizontal 22


Vertical 1 (even fields only)

Substrate material: Silicon

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration

(Top View)



Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
|---------|--------|----------------------------------|---------|--------|---------------------------------------|
| 1 | Vф4 | Vertical register transfer clock | 11 | Vouт | Signal output |
| 2 | Vфз | Vertical register transfer clock | 12 | Vgg | Output amplifier gate bias |
| 3 | Vф2 | Vertical register transfer clock | 13 | Vss | Output amplifier source |
| 4 | SUB | Substrate (overflow drain) | 14 | GND | GND |
| 5 | GND | GND | 15 | RD | Reset drain |
| 6 | Vф1 | Vertical register transfer clock | 16 | RG | Reset gate clock |
| 7 | VL | Protective transistor bias | 17 | VL | Protective transistor bias |
| 8 | NC | | 18 | Нф1 | Horizontal register transfer clock |
| 9 | GND | GND | 19 | Нф2 | Horizontal register transfer clock |
| 10 | VDD | Output amplifier drain power | 20 | HIS | Horizontal register input source bias |

Absolute Maximum Ratings

| | Item | Ratings | Unit | Remarks |
|------------------------------|---------------------------------|-------------|------|---------|
| Substrate voltage SUB – GN | ID | -0.3 to +55 | V | |
| Cumply voltage | HIS, Vdd, RD, Vout, Vss – GND | -0.3 to +20 | V | |
| Supply voltage | HIS, Vdd, RD, Vout, Vss – SUB | -55 to +10 | V | |
| Vertical clock input voltage | Vertical clock input pins – GND | -15 to +20 | V | |
| vertical clock input voltage | Vertical clock input pins – SUB | to +10 | V | |
| Voltage difference between | vertical clock input pins | to +15 | V | *1 |
| Voltage difference between | norizontal clock input pins | to +17 | V | |
| Hφ1, Hφ2 – Vφ4 | | -17 to +17 | V | |
| Hφ1, Hφ2, RG, Vgg – GND | | -10 to +15 | V | |
| Hφ1, Hφ2, RG, Vgg – SUB | | -55 to +10 | V | |
| VL – SUB | | -65 to +0.3 | V | |
| Vφ1, Vφ3, HIS, VDD, RD, VOU | т — VL | -0.3 to +30 | V | |
| RG – VL | | -0.3 to +24 | V | |
| Vφ2, Vφ4, Vgg, Vss, Hφ1, Hφ2 | – VL | -0.3 to +20 | V | |
| Storage temperature | | -30 to +80 | °C | |
| Operating temperature | | -10 to +60 | °C | |

^{*1 +27}V (Max.) when clock width < 10µs, clock duty factor < 0.1%.

Bias Conditions

| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|---|----------------|------|-------------------------|------|------|------------|
| Output amplifier drain voltage | VDD | 14.7 | 15.0 | 15.3 | V | |
| Reset drain voltage | VRD | 14.7 | 15.0 | 15.3 | V | VRD = VDD |
| Output amplifier gate voltage | Vgg | 3.8 | 4.2 | 4.6 | V | |
| Output amplifier source | Vss | _ | rounded w 50Ω resist | | | ±5% |
| Substrate voltage adjustment range | VsuB | 9 | | 19 | V | *2 |
| Substrate voltage adjustment precision | ΔVsuв | -3 | | +3 | % | |
| Reset gate clock voltage adjustment range | VRGL | 0 | | 3.0 | V | *2 |
| Reset gate clock voltage adjustment precision | ΔV RGL | -3 | | +3 | % | |
| Protective transistor bias | VL | -11 | -10.5 | -10 | V | *3 |
| Horizontal register input source bias | VHIS | 14.7 | 15.0 | 15.3 | V | VHIS = VDD |

DC Characteristics

| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|--------------------------------|------------------|------|------|------|------|---------|
| Output amplifier drain current | IDD | | 6 | | mA | |
| Input current | l _{IN1} | | | 1 | μΑ | *4 |
| Input current | lın2 | | | 10 | μΑ | *5 |

^{*2} Indications of substrate voltage (Vsub) and reset gate clock voltage (VRGL) setting value

The setting value of the substrate voltage and reset gate clock voltage are indicated on the back of the image sensor by a special code. Adjust the substrate voltage (Vsub) and reset gate clock voltage (VRGL) to the indicated voltage. The adjustment precision is ±3%.

Vsub code — one character indication \Box \Box Vrgl code — one character indication \uparrow \uparrow

VRGL code VSUB code

"Code" and optimal setting correspond to each other as follows.

| VRGL code | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|-----------------|---|-----|-----|-----|-----|-----|-----|
| Optimal setting | 0 | 0.5 | 1.0 | 1.5 | 2.0 | 2.5 | 3.0 |

| VsuB code | D | Е | f | G | h | J | K | L | m | N | Р | Q | R | S | Τ | U | V | W | Х | Υ | Ζ |
|-----------------|-----|-----|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| Optimal setting | 9.0 | 9.5 | 10.0 | 10.5 | 11.0 | 11.5 | 12.0 | 12.5 | 13.0 | 13.5 | 14.0 | 14.5 | 15.0 | 15.5 | 16.0 | 16.5 | 17.0 | 17.5 | 18.0 | 18.5 | 19.0 |

 "5K"
$$\rightarrow$$
 VRGL = 2.0V
VSUB = 12.0V

- *4 1) Current to each pin when 20V is applied to VDD, RD, VOUT, Vss, HIS and SUB pins, while pins that are not tested are grounded.
 - 2) Current to each pin when 20V is applied sequentially to $V\phi_1$, $V\phi_2$, $V\phi_3$ and $V\phi_4$ pins, while pins that are not tested are grounded. However, 20V is applied to SUB pin.
 - 3) Current to each pin when 15V is applied sequentially to $H\phi_1$, $H\phi_2$, RG and Vgg pins, while pins that are not tested are grounded. However, 15V is applied to SUB pin.
 - 4) Current to V_L pin when 30V is applied to Vφ1, Vφ3, HIS, V_{DD}, RD and V_{OUT} pins or when, 24V is applied to RG pin or when, 20V is applied to Vφ2, Vφ4, V_{GG}, V_{SS}, Hφ1 and Hφ2 pins, while V_L pin is grounded. However, GND and SUB pins are left open.

^{*3} This must no exceed the V_{VL} voltage of the vertical clock waveform.

^{*5} Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

Clock Voltage Conditions


| Item | Symbol | Min. | Тур. | Max. | Unit | Waveform diagram | Remarks |
|-------------------------|---------------------------|------|------|------|------|------------------|--------------------------------------|
| Readout clock voltage | Vvт | 14.5 | 15.0 | 15.5 | V | 1 | |
| | Vvh1, Vvh2, Vvh3, Vvh4 | -0.6 | | 0 | ٧ | 2 | VvH = (VvH1 + VvH2)/2 |
| | VVL1, VVL2, VVL3, VVL4 | | -9.6 | | V | 2 | VVL = (VVL3 + VVL4)/2 |
| | Vφv | 8.9 | | | V | 2 | $V\phi V = VVHN - VVLN (n = 1 to 4)$ |
| Vertical transfer clock | Vvh1 – Vvh2 | | | 0.2 | V | 2 | |
| voltage | VvH3 – VvH | -0.5 | | 0 | V | 2 | |
| | VvH4 – VvH | -0.5 | | 0 | V | 2 | |
| | V∨нн | | | 0.8 | V | 2 | High-level coupling |
| | VvhL | | | 1.0 | V | 2 | High-level coupling |
| | Vvlh | | | 0.8 | V | 2 | Low-level coupling |
| | Vvll | | | 0.8 | V | 2 | Low-level coupling |
| Horizontal transfer | Vфн | 6.0 | | 8.0 | V | 3 | |
| clock voltage | VHL | -3.5 | | -3.0 | V | 3 | |
| Reset gate clock | V¢RG | 6.0 | | 13.0 | V | 3 | *1 |
| voltage | VRGL | 0 | | 3.0 | V | 3 | |
| Substrate clock voltage | Vфsuв | 27.0 | | 32.0 | V | 4 | |


^{*1} The reset gate clock voltage need not be adjusted when the reset gate clock is driven when the specifications are as given below. In this case, the reset gate clock voltage setting indicated on the back of the image sensor has not significance.

| Item | Symbol | Min. | Тур. | Max. | Unit | Waveform diagram | Remarks |
|------------------|--------|------|------|------|------|---------------------|---------|
| Reset gate clock | VRGL | -0.2 | 0 | 0.2 | V | 3 | |
| voltage | Vþrg | 8.5 | 9.0 | 9.5 | V | 3 | |

Clock Equivalent Circuit Constant

| Item | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|---|----------------|------|------|------|------|---------|
| Capacitance between vertical transfer | Сф∨1, Сф∨3 | | 2700 | | pF | |
| clock and GND | Сф∨2, Сф∨4 | | 2700 | | pF | |
| | СфV12, СфV34 | | 2100 | | pF | |
| Capacitance between vertical transfer | Сф∨23, Сф∨41 | | 900 | | pF | |
| clocks | СфV13 | | 1000 | | pF | |
| | СфV24 | | 500 | | pF | |
| Capacitance between horizontal transfer clock and GND | Сфн1, Сфн2 | | 47 | | pF | |
| Capacitance between horizontal transfer clocks | Сфнн | | 58 | | pF | |
| Capacitance between reset gate clock and GND | Сфяд | | 7 | | pF | |
| Capacitance between substrate clock and GND | Сфѕив | | 800 | | pF | |
| Vertical transfer clock series resistor | R1, R2, R3, R4 | | 22 | | Ω | |
| Vertical transfer clock ground resistor | RGND | | 3 | | Ω | |
| Horizontal transfer clock series resistor | Rфн | | 10 | | Ω | |






Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit

Drive Clock Waveform Conditions

(1) Readout clock waveform



(2) Vertical transfer clock waveform




VvH = (VvH1 + VvH2)/2


VvL = (VvL3 + VvL4)/2

 $V\phi V = VVHN - VVLN (n = 1 to 4)$

(3) Horizontal transfer clock waveform · Reset gate clock waveform



(4) Substrate clock waveform



Clock Switching Characteristics

| Item | Cymbol | | twh | | | twl | | | tr | | | tf | | l lnit | Remarks |
|-------------------|----------|------|------|------|------|------|------|------|------|------|------|------|------|--------|----------------------------|
| item | Symbol | Min. | Тур. | Мах. | Unit | Remarks |
| Readout clock | Vт | 2.3 | 2.5 | | | | | | 0.5 | | | 0.5 | | μs | During readout |
| Vertical transfer | Vф1, Vф2 | | 62.6 | | | 0.74 | | | 0.1 | | | 0.1 | | μs | During |
| clock | Vф3, Vф4 | | 1.3 | | | 62.1 | | | 0.1 | | | 0.1 | | μs | imaging |
| Horizontal | Нф | | 20 | | | 20 | | | 15 | 19 | | 15 | 19 | ns | During imaging |
| transfer clock | Нф1 | | 5.38 | | | | | | 0.01 | | | 0.01 | | μs | During |
| | Нф2 | | | | | 5.38 | | | 0.01 | | | 0.01 | | μs | parallel-serial conversion |
| Reset gate clock | фRG | 11 | 13 | | | 51 | | | 2.0 | | | 2.0 | | ns | |
| Substrate clock | фѕив | 1.5 | 1.8 | | | | | | | 0.5 | | | 0.5 | μs | During drain charge |

Image Sensor Characteristics

 $(Ta = 25^{\circ}C)$

| Item | Symbol | Min. | Тур. | Max. | Unit | Measurement method | Remarks |
|----------------------|--------|------|--------|--------|------|--------------------|-----------|
| Sensitivity | S | 500 | 700 | | mV | 1 | |
| Saturation signal | Vsat | 800 | | | mV | 2 | Ta = 60°C |
| Smear | Sm | | 0.0001 | 0.0003 | % | 3 | |
| Video signal shading | SH | | | 25 | % | 4 | |
| Dark signal | Vdt | | | 2 | mV | 5 | Ta = 60°C |
| Dark signal shading | ΔVdt | | | 1 | mV | 6 | Ta = 60°C |
| Flicker | F | | | 5 | % | 7 | |
| Lag | Lag | | | 0.5 | % | 8 | |

Image Sensor Characteristics Measurement Method

Measurement conditions

- In the following measurements, the substrate voltage and the reget gate clock voltage are set to the values indicated on the device, and the device drive conditions are at the typical values of the bias and clock voltage conditions.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, and the value measured at point [*A] in the drive circuit example is used.

Definition of standard imaging conditions

1) Standard imaging condition I:

Use a pattern box (luminance 706cd/m^2 , color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.00mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity luminous intensity.

2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.00mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the signal output (Vs) at the center of the screen and substitute the value into the following formula.

$$S = Vs \times \frac{250}{60} [mV]$$

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with average value of signal output, 350mV, measure the minimum value of the signal output.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with average value of the signal output, 350mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value VSm [mV] of the signal output and substitute the value into the following formula.

$$Sm = \frac{VSm}{350} \times \frac{1}{500} \times \frac{1}{10} \times 100 \text{ [\%] (1/10V method conversion value)}$$

4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 350mV. Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output and substitute the values into the following formula.

$$SH = (Vmax - Vmin)/350 \times 100 [\%]$$

5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$

7. Flicker


Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the signal output is 350mV, and then measure the difference in the signal level between fields (Δ Vf [mV]). Then substitute the value into the following formula.


$$F = (\Delta Vf/350) \times 100 [\%]$$

8. Lag

Adjust the signal output value generated by strobe light to 350mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.


$$Lag = (Vlag/350) \times 100 [\%]$$







Spectral Sensitivity Characteristics


(includes lens characteristics, excludes light source characteristics)



Sensor Readout Clock Timing Chart







Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.
 Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.

3) Dust and dirt protection


Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.


- a) Operate in clean environments (around class 1000 is appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- 5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to too much mechanical shocks.

Package Outline

Unit: mm









A straight line "B" which passes through the centers of the reference hole and the elongated hole is the reference axis of vertical direction. ď

at right angles to vertical reference line "B" is the reference axis of horizontal direction. A straight line "C" which passes through the center of the reference hole რ

The bottom "D" is the height reference. (Two points are specified.) 4.


The center of the effective image area, specified relative to the reference hole is (H, V) = $(13.15, 5.0) \pm 0.15$ mm. 5

The angle of rotation relative to the reference line "**B**" is less than \pm 1°. 9

The height from the bottom "D" to the effective image area is 1.46 \pm 0.15mm.

Planar orientation of the effective image area relative to the bottom "D" is less than 60µm. ω.

The thickness of the cover glass is 0.75mm and the refractive index is 1.5. _ග



PACKAGE STRUCTURE

| <u> </u> | EAD TREATMENT GOLD PLATING | ACKAGE MATERIAL Ceramic | GOLD PLATING 42 ALLOY | LEAD MATERIAL LEAD MATERIAL |
|--------------------------------|----------------------------|-------------------------|-----------------------|-----------------------------|
| ספיים וויים וויים אין שלא סיים | 5 | ٠, '' | 9.0 | |